1. [1] G. Fahmy, D. Kanemoto, H. Kanaya, K. Yoshida, R. Pokhard, and A. Anand, “A third order delta-sigma modulator employing shared opamp technique for WCDMA on 0.18µm CMOS,” IEICE Electronics Express, vol.8, no.15, pp.1204-1209, 2011.
2. [2] G.M. Sung, C.P. Yu, and D.A. Yao, “A comparison of second-order sigma-delta modulator between switched-capacitor and switched-current techniques,” IEEE Asia Pacific Conference on Circuits and Systems, B7P-K1, pp.1172-1175, 2008.
3. [3] J.M. De La Rosa, B. Perez-Verdu, F. Medeiro, R. Del Rio, and A. Rodriguez-Vazquez, “Analysis of error mechanism in switched-current sigma-delta modulators,” Analog Integrated Circuits and Signal Proceeding, vol.38, pp.175-201, 2004.
4. [4] C. Wang, “An approach to an efficient reduction of the switching noise in switched-current circuits,” 2005 IEEE Int. Symp. on Circuits and Systems (ISCAS 2005), vol.4, pp.3127-3130, Quebec, Canada, May 2005.
5. [5] S. Amornwongpeeti, M. Ekpanyapong, and C. Punyasai, “A comparative analysis of behavioral simulation for third-order cascaded multi-bit Delta-Sigma modulator with interstage feedback paths,” Int. Conf. on Electrical Engineering/Electronics Computer Telecommunications and Information Technology, pp.371-375, 2010.