Affiliation:
1. Department of Electrical and Electronic Engineering, Kobe University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference16 articles.
1. [1] A. Pavlov and M. Sachdev, CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies Process-Aware SRAM Design and Test, Springer, 2008.
2. A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM
3. [3] Z. Liu and V. Kursun, “High read stability and low leakage cache memory cell,” IEEE International Symposium on Circuits and Systems, pp.2774-2777, 2007.
4. [4] A. Tajalli and Y. Leblebici, “Subthreshold SCL for ultra-low-power SRAM and low-activity-rate digital systems,” 35th European Solid-State Circuits Conference, pp.164-167, 2009.
5. [5] T. Ogawa, T. Hirose, T. Asai, and Y. Amemiya, “Low voltage operation of master-slave flip-flops for ultra-low power subthreshold LSIs,” International Conference on Electrical Engineering 2008, no.O-166, 2008.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献