1. [1] L. Chia-Yi, H. Li-Chung, and C. Hung-Ming, “On reducing test power, volume and routing cost by chain reordering and test compression techniques,” IEICE Trans. Electron., vol.E93-C, no.3, pp.369-378, March 2010.
2. [2] J. Wei and V.A. Vishwani, “Built-in self-calibration of on-chip DAC and ADC,” Proc. Int. Conf. on International Test Conference 2008, pp.1-10, 2008.
3. BIST scheme for DAC testing
4. [4] J. Huang, C. Ong, and K. Cheng, “A BIST scheme for on-chip ADC and DAC testing,” Proc. Design, Automation Test in Europe, pp.216-220, 2000.
5. [5] L. Wen-Ta, L. Yi-Zhen, H. Jia-Chang, H. Yuh-Shyan, and C. Jiann-Jong, “High precision ramp generator for low cost ADC test,” Proc. Int. Conf. on Solid-State and Integrated-Circuit Technology 2008, pp.2103-2106, 2008.