A Small Size 100MHz to 13.4GHz Fractional-N RF Synthesizer for RF ATE Based on 13-band VCOs and 48-bit ΔΣ Modulator-Reference-Cited by-同舟云学术

A Small Size 100MHz to 13.4GHz Fractional-N RF Synthesizer for RF ATE Based on 13-band VCOs and 48-bit ΔΣ Modulator

Published:2013 Issue:10 Volume:E96.C Page:1227-1235
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

KIMISHIMA Masayuki¹²,SAKAI Hidenori¹,NAGAMI Haruki¹,UTAMARU Goh¹,SHIRASU Hideki¹,KOGAMI Yoshinori²

Affiliation:

1. Gunma R&D Center, Advantest Corporation

2. Utsunomiya University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/transele/E96.C/10/E96.C_1227/_pdf

Reference22 articles.

1. [1] R. Koller, T. Ruhlicke, D. Pimingsdorfer, and B. Adler, “A single-chip 0.13µm CMOS UMTS W-CDMA multi-band transceiver,” 2006 IEEE Radio Frequency Integrated Circuits Symposium, June 2006.

2. [2] J.-W. Lai, C.-H. Wu, A. Lin, W.-K. Hong, C.-Y. Wang, C.-H. Shen, Y.-H. Lin, Y.-H. Cho, Y.-C. Chen, and Y.-H. Chung, “A world-band triple-mode 802.11a/b/g SOC in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol.44, no.11, pp.2911-2921, Nov. 2009.

3. [3] A. Mirzaei, H. Darabi, A. Yazdi, Z. Zhou, E. Chang, and P. Suri, “A 65nm CMOS quad-band SAW-less receiver SoC for GSM/GPRS/EDGE,” IEEE J. Solid-State Circuits, vol.46, no.4, pp.950-964, April 2011.

4. [4] A. Yoshimoto and T. Hattori, “Area coverage of a multi-link MIMO system with water filling power allocation strategy,” VTC-2007 Fall 2007 IEEE 66th, pp.1137-1141, Sept.-Oct. 2007.

5. [5] K. Lim, S. Min, S. Lee, J. Park, K. Kang, H. Shin, H. Shim, S. Oh, S. Kim, J. Lee, C. Yoo, and K. Chun, “A 2×2 MIMO Tri-band dual-mode direct conversion CMOS transceiver for worldwide WiMAX/WLAN applications,” IEEE J. Solid-State Circuits, vol.46, no.7, pp.1648-1658, July 2011.

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture;IEEE Transactions on Circuits and Systems II: Express Briefs;2015-10