Affiliation:
1. Department of Electrical and Electronic Engineering, Tokyo Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference16 articles.
1. [1] P.R. Kinget, “Device mismatch and tradeoffs in the design of analog circuits,” IEEE J. Solid-State Circuits, vol.40, no.6, pp.1212-1224, June 2005 10.1109/jssc.2005.848021
2. [2] S.W. Milam and P.E. Allen, “Accurate two-transistor current mirrors,” Proc. 37th Midwest Symposium on Circuits and Systems 1994, vol.1, pp.151-154, Aug. 1994. 10.1109/mwscas.1994.519211
3. [3] T. Datta and P. Abshire, “Mismatch compensation of CMOS current mirrors using floating-gate transistors,” IEEE International Symposium on Circuits and Systems, pp.1823-1826, May 2009. 10.1109/iscas.2009.5118132
4. [4] D.W.J. Groeneveld, H.J. Schouwnaars, H.A.H. Termeer, and C.A.A. Bastiaansen, “A self-calibration technique for monolithic high-resolution D/A converters,” IEEE J. Solid-State Circuits, vol.24, no.6, pp.1517-1522, Dec. 1989. 10.1109/4.44987
5. [5] J.H. Atherton and H.T. Simmonds, “An offset reduction technique for use with CMOS integrated comparators and amplifiers,” IEEE J. Solid-State Circuits, vol.27, no.8, pp.1168-1175, Aug. 1992. 10.1109/4.148325
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献