1. [1] A.C. Cangellaris, “Electrical modeling and simulation challenges in chip-package codesign,” Micro, vol.18, pp.50-59, July 1998.
2. Measurements and analyses of substrate noise waveform in mixed-signal IC environment
3. [3] M. Takamiya, M. Mizuno, and K. Nakamura, “An on-chip 100GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator,” ISSCC Dig. of Tech. Papers, pp.182-183, Feb. 2002.
4. [4] Y. Araga, T. Hashida, and M. Nagata, “An on-chip waveform capturing technique pursuing minimum cost of integration,” Proc. Intl. Symposium on Circuits and Systems, pp.3557-3560, June 2010.
5. Analysis and experimental verification of digital substrate noise generation for epi-type substrates