VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition-Reference-Cited by-同舟云学术

VLSI Architecture of GMM Processing and Viterbi Decoder for 60,000-Word Real-Time Continuous Speech Recognition

Published:2011 Issue:4 Volume:E94-C Page:458-467
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

NOGUCHI Hiroki¹,MIURA Kazuo¹,FUJINAGA Tsuyoshi¹,SUGAHARA Takanobu¹,KAWAGUCHI Hiroshi¹,YOSHIMOTO Masahiko¹

Affiliation:

1. Kobe University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://www.jstage.jst.go.jp/article/transele/E94.C/4/E94.C_4_458/_pdf

Reference9 articles.

1. [1] K. Miura, H. Noguchi, H. Kawaguchi, and M. Yoshimoto, “A low memory bandwidth Gaussian mixture model (GMM) processor for 20,000-word real-time speech recognition FPGA system,” Proc. IEEE Intl. Conf. on Field-Programmable Technology (FPT), pp.341-344, Dec. 2008.

2. [2] T. Fujinaga, K. Miura, H. Noguchi, H. Kawaguchi, and M. Yoshimoto, “Parallelized Viterbi processor for 5,000-word large-vocabulary real-time continuous speech recognition FPGA system,” Proc. ISCA Annual Conf. of Intl. Speech Communication Association (Interspeech), pp.1483-1486, Sept. 2009.

3. [3] A. Lee, T. Kawahara, and K. Shikano, “Julius — An open source real-time large vocabulary recognition engine,” Proc. European Conf. on Speech Communication and Technology (EUROSPEECH), pp.1691-1694, Sept. 2001.

4. [4] E.C. Lin, K. Yu, R.A. Rutenbar, and T. Chen, “A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA,” Proc. 2007 ACM/SIGDA 15th Intl. Symposium on Field Programmable Gate Arrays (FPGA), pp.60-68, Feb. 2007.

5. [5] E.C. Lin and R.A. Rutenbar, “A multi-FPGA 10x-real-time high-speed search engine for a 5000-word vocabulary speech recognizer,” Proc. ACM/SIGDA Intl. Symposium on Field Programmable Gate Arrays (FPGA), pp.83-92, Feb. 2009.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A comparative case study of neural network training by using frame-level cost functions for automatic speech recognition purposes in Spanish;Multimedia Tools and Applications;2020-03-27

2. Speech recognition in a dialog system: from conventional to deep processing;Multimedia Tools and Applications;2017-09-06

3. A 40 nm 144 mW VLSI Processor for Real-Time 60-kWord Continuous Speech Recognition;IEEE Transactions on Circuits and Systems I: Regular Papers;2012-08

4. A VLSI Architecture with Multiple Fast Store-Based Block Parallel Processing for Output Probability and Likelihood Score Computations in HMM-Based Isolated Word Recognition;IEICE Transactions on Electronics;2012