Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials
Reference23 articles.
1. [1] J. Weng and A. Parker, “3D scheduling: high-level synthesis with floorplanning,” Proc. DAC, pp.668-673, 1991.
2. [2] J. Um, J. Kim, and T. Kim, “Layout-driven resource sharing in high-level synthesis,” Proc. ICCAD, pp.614-618, Nov. 2002.
3. [3] M. Xu and F.J. Kurdahi, “Layout-driven RTL binding techniques for high-level synthesis using accurate estimators,” ACM Trans. Des. Autom. Electron. Syst., vol.2, no.4, pp.312-343, Oct. 1997.
4. Unified Incremental Physical-Level and High-Level Synthesis
5. [5] J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang, “Architectural synthesis integrated with global placement for multi-cycle communication,” Proc. ICCAD, pp.536-543, Nov. 2003.