1. [1] T. Kiyohara, “Multimedia processor-based platform for a wide range of digital consumer electronics, ” Cool Chips VIII, April 2005. http://www.coolchips.org/index.html
2. [2] M. Nakajima and T. Yamamoto, “Instruction parallel processor (IPP) architecture on panasonic integrated platform for digital CE, ” Spring Processor Forum, May 2005.
3. [3] T. Tanaka, T. Furuta, H. Nishida, K. Yoshioka, and T. Kiyohara, “A pixel level parallel processing architecture for multi-standard video codec, ” International Conference on Consumer Electronics, Jan. 2006.
4. [4] A. Mizuno, “H.264 decoder LSI development utilizing C-based high level design flow, ” TOSHIBA Review, vol.63, no.7, pp.35-38, 2008.
5. [5] Virtio, Corp., System Verification with Virtio Virtual Prototyping Technology, Virtio White Paper, 2004.