New Current-Mode Multipliers by CNTFET-Based n-Valued Binary Converters-Reference-Cited by-同舟云学术

New Current-Mode Multipliers by CNTFET-Based n-Valued Binary Converters

Published:2016 Issue:1 Volume:E99.C Page:100-107
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

MORADI Mona¹,FAGHIH MIRZAEE Reza²,NAVI Keivan³⁴

Affiliation:

1. Department of Computer Engineering, Science and Research Branch, Islamic Azad University

2. Department of Computer Engineering, Shahr-e-Qods Branch, Islamic Azad University

3. Faculty of Electrical and Computer Engineering, Shahid Beheshti University

4. School of Computer Science, Institute for Research in Fundamental Sciences (IPM)

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/transele/E99.C/1/E99.C_100/_pdf

Reference29 articles.

1. [1] L. Jinghong, J. Lijiu, J. Anping, and J. Song, “A new approach for high performance multiply-accumulator design,” Proc. 5^th International Conference on ASIC, vol.2, pp.1293-1295, Oct. 2003.

2. [2] C.S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electronic Computers, vol.EC-13, no.1, pp.14-17, Feb. 1964.

3. [3] L. Dadda, “Some schemes for parallel multipliers,” Alta Frequenza, vol.34, pp.349-356, 1965.

4. [4] M. Moradi and K. Navi, “Performance Analysis of 3 Improved Modified 1-Bit Full Adder Cells Based on CNTFET Technology,” European Journal of Scientific Research, vol.62, no.4, pp.588-599, Oct. 2011.

5. [5] S. Mehrabi, R. Faghih Mirzaee, S. Zamanzadeh, K. Navi, and O. Hashemipour, “Design, analysis, and implementation of partial product reduction phase by using wide m:3 (4≤m≤10) compressors,” International Journal of High Performance Systems Architecture, vol.4, no.4, pp.231-241, 2013.

Cited by 6 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Novel Current Mode Approximate Multiplier Scheme Based on 4:2 and 5:2 Compressors with Low Power Consumption and High Speed in CNTFET Technology;Circuits, Systems, and Signal Processing;2024-02-11

2. A Novel Efficient CNFET-Based Inexact Full Adder Design for Image Processing Applications;International Journal of Nanoscience;2021-01-22

3. Two Novel Current-Mode CNFET-Based Full Adders Using ULPD as Voltage Regulator;Journal of Circuits, Systems and Computers;2020-10-09

4. High-Performance CML approximate full adders for image processing application of laplace transform;Circuit World;2020-04-06

5. Design of CNTFET-based Current-mode Multi-input m:3 (4 ≤ m ≤ 7) Counters;IETE Journal of Research;2018-12-17