1. [1] J. Teifel, “Self-voting dual-modular-redundancy circuits for single-event-transient mitigation,” IEEE Trans. Nucl. Sci., vol.55, no.6, pp.3435–3439, 2008.
2. [2] A. Ziv and J. Bruck, “Performance optimization of check-pointing schemes with task duplication,” IEEE Trans. Comput., vol.46, no.12, pp.1381–1386, 1997.
3. [3] Y. Zhang and K. Chakrabarty, “Energy-aware adaptive check pointing in embedded real-time systems,” Proc. Design Automation and Test in Europe (DATE), pp.918–923, 2003.
4. [4] J. C. Smolens, B. T. Gold, B. Falsafi, and J. C. Hoe, “Reunion: Complexity-effective multicore redundancy,” Proc. IEEE/ACM Int. Symp. Microarchitecture (MICRO), pp. 223–234, 2006.
5. [5] W. J. Townsend, J. A. Abraham, and E. E. Swartzlander, “Quadruple time redundancy adders,” Proc. IEEE Int. Symp. Defect and Fault Tolerance in VLSI Systems (DFT), pp.250–256, 2003.