Analysis on Hybrid SSD Configuration with Emerging Non-Volatile Memories Including Quadruple-Level Cell (QLC) NAND Flash Memory and Various Types of Storage Class Memories (SCMs)-Reference-Cited by-同舟云学术

Analysis on Hybrid SSD Configuration with Emerging Non-Volatile Memories Including Quadruple-Level Cell (QLC) NAND Flash Memory and Various Types of Storage Class Memories (SCMs)

Published:2020-04-01 Issue:4 Volume:E103.C Page:171-180
ISSN:0916-8524
Container-title:IEICE Transactions on Electronics
language:en
Short-container-title:IEICE Trans. Electron.

Author:

TAKAI Yoshiki¹,FUKUCHI Mamoru¹,MATSUI Chihiro¹,KINOSHITA Reika¹,TAKEUCHI Ken¹

Affiliation:

1. Chuo University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/transele/E103.C/4/E103.C_2019CDP0006/_pdf

Reference24 articles.

1. [1] S. Lee, C. Kim, M. Kim, S.-M. Joe, J. Jang, S. Kim, K. Lee, J. Kim, J. Park, H.-J. Lee, M. Kim, S. Lee, S. Lee, J. Bang, D. Shin, H. Jang, D. Lee, N. Kim, J. Jo, J. Park, S. Park, Y. Rho, Y. Park, H.-J. Kim, C.A. Lee, C. Yu, Y. Min, M. Kim, K. Kim, S. Moon, H. Kim, Y. Choi, Y. Ryu, J. Choi, M. Lee, J. Kim, G.S. Choo, J.-D. Lim, D.-S. Byeon, K. Song, K.-T. Park, and K.-H. Kyung, “A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.340-342, Feb. 2018. 10.1109/isscc.2018.8310323

2. [2] K. Takeuchi, T. Tanaka, and T. Tanzawa, “A Multi-page Cell Architecture for High-speed Programming Multi-level NAND Flash Memories,” IEEE Symp. on VLSI Circuits Dig. Tech. Papers, pp.67-68, June 1997. 10.1109/vlsic.1997.623810

3. [3] S.-H. Shin, D.-K. Shim, J.-Y. Jeong, O.-K. Kwon, S.-Y. Yoon, M.-H. Choi, T.-Y. Kim, H.-W. Park, H.-J. Yoon, Y.-S. Song, Y.-H. Choi, S.-W. Shim, Y.-L. Ahn, K.-T. Park, J.-M. Han, K.-H. Kyung, and Y.-H. Jun, “A New 3-bit Programming Algorithm using SLC-to-TLC Migration for 8MB/s High Performance TLC NAND Flash Memory,” IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp.132-133, June 2012. 10.1109/vlsic.2012.6243825

4. [4] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, “Bit cost scalable technology with punch and plug process for ultra high density flash memory,” IEEE Symp. VLSI Technology Dig. Tech. Papers, pp.14-15, June 2007. 10.1109/vlsit.2007.4339708

5. [5] https://www.crucial.com/usa/en/storage-ssd-p1