1. [1] M.G. Mohammad and K.K. Saluja, “Electrical model for program disturb faults in non-volatile memories, ” Proc. 16th International Conference on VLSI Design, pp.217-222, Jan. 2003.
2. [2] H.-A.-R. Jung, K.-H. Park, and J.H. Lee, “Design consideration of bulk FinFETs with locally-separated-channel structures for 50-nm DRAM cell transistors, ” J. Semicond. Technol. Sci., vol.8, no.2, pp.156-163, June 2008.
3. [3] SILVACO International, ATLAS User's Manual, Santa Clara, USA, Dec. 2008.
4. A physically based mobility model for numerical simulation of nonplanar devices
5. [5] R.F. Pierret, Semiconductor Device Fundamentals, p.74, Addison-Wesley Publishing Company, New Jersey, USA, 1996.