1. [1] A. Nakagawa, et al.: “Improvement in lateral IGBT design for 500 V 3 A one chip inverter ICs,” Proc. ISPSD (1999) 321 (DOI: 10.1109/ISPSD.1999.764125).
2. [2] T. Terashima and J. Moritani: “High speed lateral-IGBT with a passive gate tomohide,” Proc. ISPSD (2005) 91 (DOI: 10.1109/ISPSD.2005.1487958).
3. [3] T. Terashima, et al.: “A novel driving technology for a passive gate on a lateral-IGBT,” Proc. ISPSD (2009) 45 (DOI: 10.1109/ISPSD.2009.5157997).
4. [4] T. Sun, et al.: “A carrier stored SOI LIGBT with ultralow ON-state voltage and high current capability,” IEEE Trans. Electron Devices 65 (2018) 3365 (DOI: 10.1109/TED.2018.2848468).
5. [5] K. Hara, et al.: “600 V single chip inverter IC with new SOI technology,” Proc. ISPSD (2014) 418 (DOI: 10.1109/ISPSD.2014.6856065).