1. [1] M. El-Nozahi, et al.: “High PSR low drop-out regulator with feed-forward ripple cancellation technique,” IEEE J. Solid-State Circuits 45 (2010) 565 (DOI: 10.1109/JSSC.2009.2039685).
2. [2] J.-H. Wang, et al.: “A low-dropout regulator with tail current control for DPWM clock correction,” IEEE Trans. Circuits Syst. II, Exp. Briefs 59 (2011) 45 (DOI: 10.1109/TCSII.2011.2177703).
3. [3] C.-J. Park, et al.: “External capacitor-less low drop-out regulator with 25 dB superior power supply rejection in the 0.4-4 MHz range,” IEEE J. Solid-State Circuits 49 (2014) 486 (DOI: 10.1109/JSSC.2013.2289897).
4. [4] Y. Lu, et al.: “A fully-integrated low-dropout regulator with full-spectrum power supply rejection,” IEEE Trans. Circuits Syst. I, Reg. Papers 62 (2015) 707 (DOI: 10.1109/TCSI.2014.2380644).
5. [5] Y. Okuma, et al.: “0.5-V input digital LDO with 98.7% current efficiency and 2.7-A quiescent current in 65 nm CMOS,” CICC Dig. Tech. Papers (2010) 1 (DOI: 10.1109/CICC.2010.5617586).