1. [1] J. Proesel, et al.: “25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-based optical links in 90nm CMOS,” ISSCC Dig. Tech. Papers (2012) 418 (DOI: 10.1109/ISSCC.2012.6177072).
2. [2] T.-C. Huang, et al.: “8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS,” ISSCC Dig. Tech. Papers (2014) 144 (DOI: 10.1109/ISSCC.2014.6757374).
3. [3] Q. Pan, et al.: “A 30-Gb/s 1.37-pJ/b CMOS receiver for optical interconnects,” J. Lightw. Technol. 33 (2015) 778 (DOI: 10.1109/JLT.2014.2381266).
4. [4] H. Korramabadi, et al.: “A 1.06 Gb/s -31 dBm to 0 dBm BiCMOS optical preamplifier featuring adaptive transimpedance,” ISSCC Dig. Tech. Papers (1996) 143 (DOI: 10.1109/ISSCC.1995.535273).
5. [5] S. Ray and M.M. Hella: “A 30-75dBΩ 2.5 GHz 0.13-µm CMOS receiver front-end with large input capacitance tolerance for short-range optical communication,” IEEE Trans. Circuits Syst. I, Reg. Papers 63 (2016) 1404 (DOI: 10.1109/TCSI.2016.2580709).