1. [1] S. Jain, et al.: “A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS,” ISSCC Dig. Tech. Papers (2012) 66 (DOI: 10.1109/ISSCC.2012.6176932).
2. [2] X. Dong, et al.: “Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement,” ACM/IEEE Design Autom. Conf. (2008) 554.
3. [3] X. Wu, et al.: “Power and performance of read-write aware hybrid caches with non-volatile memories,” Conf. on Design, Autom. and Test in Europe. European Design and Autom. Association (2009) 737 (DOI: 10.1109/DATE.2009.5090762).
4. [4] X. Guo, et al.: “Resistive computation: Avoiding the power wall with low-leakage, STT-MRAM based computing,” ACM SIGARCH Comput. Archit. News 38 (2010) 371 (DOI: 10.1145/1816038.1816012).
5. [5] M. Rasquinha, et al.: “An energy efficient cache design using spin torque transfer (STT) RAM,” ACM/IEEE ISLPED (2010) (DOI: 10.1145/1840845.1840931).