1. [1] Y.-J. Kim, et al.: “A 5.4mW concurrent low noise CMOS LNA for L1L5 GPS application,” IEICE Electron. Express 6 (2009) 14 (DOI: 10.1587/elex.6.14).
2. [2] Y. Wang, et al.: “A RF CMOS GNSS receiver with a passive mixer for GPS L1/Galileo E1/Compass B1 band,” IEICE Electron. Express 15 (2018) 1 (DOI: 10.1587/elex.15.20180551).
3. [3] Y. Yang, et al.: “An architecture design for anti-jamming circuit with low power and low area cost in high-precision GNSS receiver chip,” IEICE Electron. Express 16 (2019) 1 (DOI: 10.1587/elex.16.20190179).
4. [4] I. Jo, et al.: “Design of triple-band CMOS GPS receiver RF front-end,” IEICE Electron. Express 10 (2013) 1 (DOI: 10.1587/elex.10.20130126).
5. [5] Y. Yin, et al.: “The design of large image rejection and wideband CMOS active polyphase filter for BeiDou RF receiver,” IEICE Electron. Express 17 (2020) 12 (DOI: 10.1587/elex.17.20200110).