1. [1] D.Z. Pan, et al.: “Design for manufacturing with emerging nanolithography,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 32 (2013) 1453 (DOI: 10.1109/TCAD.2013.2276751).
2. [2] A. Jahanian and M.S. Zamani: “Metro-on-chip: an efficient physical design technique for congestion reduction,” IEICE Electron. Express 4 (2007) 510 (DOI: 10.1587/elex.4.510).
3. [3] C.J. Alpert, et al.: “What makes a design difficult to route,” Proc. ISPD (2010) 7 (DOI: 10.1145/1735023.1735028).
4. [4] Z. Li, et al.: “Guiding a physical design closure system to produce easier-to-route designs with more predictable timing,” Proc. DAC (2012) 465 (DOI: 10.1145/2228360.2228442).
5. [5] W.-T.J. Chan, et al.: “BEOL stack-aware routability prediction from placement using data mining techniques,” Proc. ICCD (2016) 41 (DOI: 10.1109/ICCD.2016.7753259).