Affiliation:
1. Xi'an University of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference5 articles.
1. [1] Y. Nitta, Y. Muramatsu, K. Amano, T. Toyama, J. Yamamoto, K. Mishina, A. Suzuki, T. Taura, A. Kato, M. Kikuchi, Y. Yasui, H. Nomura, and N. Fukushima, “High-speed digital double sampling with analog CDS on column parallel ADC architecture for low-noise active pixel sensor,” 2006 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp.2024-2031, 2006.
2. [2] S. Lim, J. Cheon, Y. Chae, W. Jung, D.-H. Lee, M. Kwon, K. Yoo, S. Ham, and G. Han, “A 240-frames/s 2.1-Mpixel CMOS image sensor with column-shared cyclic ADCs,” IEEE J. Solid-State Circuits, vol.46, no.9, pp.2073-2083, 2011.
3. [3] L. Lindgren, “A new simultaneous multislope ADC architecture for array implementations,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.9, pp.921-925, 2006.
4. [4] M.F. Snoeij, P. Donegan, A.J.P. Theuwissen, K.A.A. Makinwa, and J.H. Huijsing, “A CMOS image sensor with a column-level multiple-ramp single-slope ADC,” 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.506-618, 2007.
5. [5] M.F. Snoeij, A.J.P. Theuwissen, K.A.A. Makinwa, and J.H. Huijsing, “Multiple-ramp column-parallel ADC architectures for CMOS image sensors,” IEEE J. Solid-State Circuits, vol.42, no.12, pp.2968-2977, 2007.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献