Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference5 articles.
1. [1] K. Lahiri, A. Raghunathan, and G. Lakshminarayana, “The LOTTERYBUS on-chip communication architecture, ” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.14, no.6, pp.596-608, June 2006.
2. [2] W.D. Weber, J. Chou, I. Swarbrick, and D. Wingard, “A quality of service mechanism for interconnection networks in system on chips, ” DATE 2005, pp.1232-1237, 2005.
3. [3] B. Lin, G. Lee, J. Huang, and J. Jou, “A precise bandwidth control arbitration algorithm for hard real-time SoC buses, ” ASP-DAC'07, pp.165-170, Jan. 2007.
4. [4] C.-H. Chen, G.-W. Lee, J.-D. Huang, and J.-Y. Jou, “A real-time and bandwidth guaranteed arbitration algorithm for SoC bus communication, ” ASP-DAC'06, pp.600-605, Jan. 2006.
5. [5] AMBA Specification (Rev 2.0), ARM IHI 0011A.