Affiliation:
1. Design Algorithm Laboratory, Inc.
2. University of Kitakyushu
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference36 articles.
1. [1] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol.91, no.2, pp.305-327, Feb. 2003.
2. [2] M. Gautam, and S. Akashe, “Reduction of leakage current and power in full subtractor using MTCMOS technique,” 2013 International Conference on Computer Communication and Informatics (ICCCI), pp.1-4, Jan. 2013
3. [3] E.N. Shauly, “CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations,” J. Low Power Electron. Appl., vol.2, no.1, pp.1-29, 2012.
4. [4] P. Upadhyay, N. Agarwal, R. Kar, D. Mandal, and S.P. Ghoshal, “Power and Stability Analysis of a Proposed 12T MTCMOS SRAM Cell for Low Power Devices,” 2014 Fourth International Conference on Advanced Computing Communication Technologies (ACCT), pp.100-105, Feb. 2014
5. [5] D. Helms, E. Schmidt, and W. Nebel, “Leakage in CMOS Circuits — An Introduction,” In Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, 14th International Workshop (PATMOS 2004), vol.3254, pp.17-35, Springer, Berlin, Germany, 2004.