Affiliation:
1. Graduate School of Information, Productions and Systems, Waseda University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference23 articles.
1. [1] E. Sprangle and D. Carmean, “Increasing processor performance by implementing deeper pipelines,” Proc. 29th Annual International Symposium on Computer Architecture, pp.25-34, May 2002.
2. [2] A. Golander and S. Weiss, “Hiding the misprediction penalty of a resource-efficient high-performance processor,” ACM Trans. Archit. Code Optim., vol.4, no.4, pp.1-32, 2008.
3. [3] P. Zhou, S. Onder, and S. Carr, “Fast branch misprediction recovery in out-of-order superscalar processors,” ICS-19, pp.41-50, June 2005.
4. [4] D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, and R. Stamm, “Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor,” In 23rd Annual Intl. Symp. on Computer Architecture, pp.191-202, May 1996.
5. [5] T.H. Heil and J.E. Smith, “Selective dual path execution,” University of Wisconsin-Madison, USA: Technical Report, ECE-98-8, 1996.