1. [1] K. Takakubo, H. Takakubo, S. Takagi, and N. Fujii, “A rail-to-rail CMOS voltage follower under low power supply voltage, ” IEICE Trans. Fundamentals, vol.E84-A, no.2, pp.537-544, Feb. 2001.
2. [2] H. Mizuno, “Leakage current and its suppression technique in low-voltage high-speed CMOS LSIs, ” IEICE Trans. Electron. (Japanese Edition), vol.J83-C, no.10, pp.926-935, Oct. 2000.
3. Standby and Active Leakage Current Control and Minimization in CMOS VLSI Circuits
4. [4] S. Tang, S. Hsu, Y. Ye, J. Tschanz, D. Somasekhar, S. Narendra, S.-L. Lu, R. Krishnamurthy, and V. De, “A leakage-tolerant dynamic register file using leakage bypass with stack forcing (LBSF) and source follower NMOS (SFN) techniques, ” Proc. 2002 Symposium on VLSI Circuits Digest of Technical Papers, pp.320-321, 2002.
5. Managing Subthreshold Leakage in Charge-Based Analog Circuits With Low-<tex>$V_rm TH$</tex>Transistors by Analog T- Switch (AT-Switch) and Super Cut-off CMOS (SCCMOS)