1. [1] J.L. Tsai, D. Baik, C.C.P. Chen, and K.K. Saluja, “A yield improvement methodology using pre-and post-silicon statistical clock scheduling,” Proc. IEEE/ACM International Conference on Computer-Aided Design, pp.611-618, 2004.
2. [2] J.L. Tsai, L. Zhang, and C.C.P. Chen, “Statistical timing analysis driven post-silicon-tunable clock-tree synthesis,” Proc. IEEE/ACM International Conference on Computer-Aided Design, pp.575-581, 2005.
3. [3] S. Tam, S. Rusu, U. Nagarji Desai, R. Kim, J. Zhang, and I. Young, “Clock generation and distribution for the first IA-64 microprocessor,” IEEE J. Solid-State Circuits, vol.35, no.11, pp.1545-1552, 2000.
4. [4] N.A. Kurd, J. Barkarullah, R.O. Dizon, T.D. Fletcher, and P.D. Madland, “A multigigahertz clocking scheme for the Pentium® 4 microprocessor,” IEEE J. Solid-State Circuits, vol.36, no.11, pp.1647-1653, 2001.
5. [5] S. Tam, R.D. Limaye, and U.N. Desai, “Clock generation and distribution for the 130-nm Itanium 2 processor with 6-MB on-die L3 cache,” IEEE J. Solid-State Circuits, vol.39, no.4, pp.636-642, 2004.