Affiliation:
1. Graduate School of Science and Engineering, Saitama University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference20 articles.
1. [1] P. Hazucha and C. Svensson, “Impact of CMOS technology scaling on the atmospheric neutron soft error rate,” IEEE Trans. Nucl. Sci., vol.47, no.6, pp.2586-2594, 2000.
2. [2] P. Hazucha and C. Svensson, “Cosmic ray neutron multiple-upset measurements in a 0.6-µm CMOS process,” IEEE Trans. Nucl. Sci., vol.47, no.6, pp.2995-2602, 2000.
3. [3] J.A. Maestro and P. Reviriego, “Study of the effects of MBUs on the reliability of a 150nm SRAM device,” Proc. DAC 2008, pp.930-935, 2008.
4. [4] M.P. Baze, S.P. Buchner, and D. McMorrow, “A digital CMOS design technique for SEU hardening,” IEEE Trans. Nucl. Sci., vol.47, pp.2603-2608, 2000.
5. [5] R. Garg and N. Jayakumar, “A design approach for radiation-hard digital electronics,” Proc. DAC 2006, pp.773-778, 2006.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Area-Efficient Soft-Error Tolerant Datapath Synthesis Based on Speculative Resource Sharing;IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences;2016