Heterogeneous Integration of Precise and Approximate Storage for Error-Tolerant Workloads
-
Published:2023-03-01
Issue:3
Volume:E106.A
Page:491-503
-
ISSN:0916-8508
-
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
-
language:en
-
Short-container-title:IEICE Trans. Fundamentals
Author:
MATSUI Chihiro1, TAKEUCHI Ken1
Affiliation:
1. The University of Tokyo
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference27 articles.
1. [1] P.X. Gao, A. Narayan, S. Karandikar, J. Carreira, S. Han, R. Agarwal, S. Ratnasamy, and S. Shenker, “Network requirements for resource disaggregation,” Proc. 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI), Nov. 2016, pp.249-264, 2016. 2. [2] Y. Shan, Y. Huang, Y. Chen, and Y. Zhang, “LegoOS: A disseminated, distributed OS for hardware resource disaggregation,” Proc. 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI), Oct. 2018, pp.69-87, 2018. 3. [3] C. Matsui and K. Takeuchi, “Self-determining resource control in multi-tenant data center storage with future NV memories,” Proc. IEEE International Symposium on Circuits and Systems (ISCAS), May 2019, pp.1-5, 2019. 10.1109/iscas.2019.8702348 4. [4] K. Rho, K. Tsuchida, D. Kim, Y. Shirai, J. Bae, T. Inaba, H. Noro, H. Moon, S. Chung, K. Sunouchi, J. Park, K. Park, A. Yamamoto, S. Chung, H. Kim, H. Oyamatsu, and J. Oh, “A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture,” IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, pp.396-397, Feb. 2017. 10.1109/isscc.2017.7870428 5. [5] Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M.G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.-J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.-T. Lee, J. Yoo, and G. Jeong, “A 20nm 1.8V PRAM with 40MB/s program bandwidth,” IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, Feb. 2012, pp.46-48, 2012. 10.1109/isscc.2012.6176872
|
|