Affiliation:
1. Graduate School of Science and Engineering, Tokyo Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference12 articles.
1. A single-chip dual-band direct-conversion IEEE 802.11a/b/g WLAN transceiver in 0.18-/spl mu/m CMOS
2. A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver
3. [3] K. Murata and T. Otsuji, “A novel clock recovery circuit for fully monolithic integration, ” IEEE J. Solid-State Circuits, vol.47, no.12, pp.2528-2533, Dec. 1999.
4. [4] S. Cheng, H. Tong, J. Silva-Martinez, and A.I. Karsilayan, “Design and analysis of an ultrahigh-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching, ” IEEE J. Solid-State Circuits, vol.53, no.9, pp.843-847, Sept. 2006.
5. A variable delay line PLL for CPU-coprocessor synchronization