1. [1] T. Austin, E. Larson, and D. Ernst, “SimpleScalar: An infrastructure for computer system modeling, ” IEEE Trans. Comput., vol.35, no.2, pp.59-67, 2002.
2. [2] J. Edler and M.D. Hill, “Dinero IV trace-driven uniprocessor cache simulator, ” http://www.cs.wisc.edu/markhill/DineroIV/
3. [3] A.G.S. Filho, P. Viana, E. Barros, and M.E. Lima, “Tuning mechanism for two-level cache hierarchy intended for instruction caches and low energy consumption, ” Proc. SBAC-PAD 2006, pp.125-132, 2006.
4. [4] W. Fornaciari, D. Sciuto, C. Silvano, and V. Zaccaria, “A design framework to efficiently explore energy-delay tradeoffs, ” Proc. CODES 2001, pp.260-265, 2001.
5. [5] A. Gordon-Ross, F. Vahid, and N. Dutt, “Automatic tuning of two-level caches to embedded applications, ” Proc. DATE 2004, pp.208-213, 2004.