Affiliation:
1. Graduate School of Science and Engineering, Yamaguchi University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference13 articles.
1. [1] W. Penczek and A. Polrola, “Specification and model checking of temporal properties in time Petri nets and timed automata,” Lect. Notes Comput. Sci., vol.3099, pp.37-76, 2004.
2. [2] I.B. Virbitskaite and E.A. Pokozy, “A partial order method for verification of time Petri nets,” Fundamental of Computation Theory, vol.1684, pp.547-558, 1999.
3. [3] J. Sifakis and S. Yovine, “Compositional specification of timed systems,” Proc. STACS'96, vol.1046, pp.347-359, 1996.
4. [4] D. Lime and O.H. Roux, “Model checking of time Petri nets using the state class timed automaton,” Discrete Event Dynamic Systems, vol.16, pp.179-205, 2006.
5. [5] L.A. Cortes, P. Eles, and Z. Peng, “Verification of real-time embedded systems using Petri net models and timed automata,” Proc. 8th Int. Conf. RTCSA'02, pp.191-199, 2002.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献