1. [1] Semiconductor Industry Association, “International technology roadmap for semi-conductors (ITRS),” 2011.
2. [2] J. Han and P. Jonker, “A defect- and fault-tolerant architecture for nanocomputers,” Nanotechnology, vol.14, no.2, pp.224-230, Feb. 2003.
3. [3] D.K. Pradhan, Fault-Tolerant Computer System Design, Prentice Hall, Upper Saddle River, NJ, 1996.
4. [4] B.W. Jonson, Design and Analysis of Fault-Tolerant Digital Systems, Addison-Wesley, Reading, MA, 1989.
5. [5] S. Kundu and S. Chattopadhyay, Network-on-Chip: The Next Generation of System-on-Chip Integration, CRC Press, 2014.