1. [1] K. Aihara, T. Takabe, and M. Toyoda, “Chaotic neural networks, ” Phys. Lett. A, vol.144, pp.333-340, 1990.
2. [2] R. Rovatti, N. Manaresi, G. Setti, and E. Franchi, “A current-mode circuit implementing chaotic continuous piecewise-affine Markov maps, ” Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro), pp.275-282, 1999.
3. [3] V. Juncu, M. Rafiei-Naeini, and P. Dudek, “Integrated circuit implementation of a compact discrete-time chaos generator, ” Analog Integrated Circuits and Signal Processing, vol.46, pp.275-280, 2006.
4. [4] R. Herrera, K. Suyama, Y. Horio, and K. Aihara, “IC implementation of a switched-current chaotic neuron, ” IEICE Trans. Fundamentals, vol.E82-A, no.9, pp.1776-1782, Sept. 1999.
5. [5] H. Tanaka, S. Sato, and K. Nakajima, “Integrated circuits of map chaos generators, ” Analog Integr. Circuits Signal Process., vol.25, no.3, pp.329-335, 2000.