Multi-Service Oriented Stream Data Synchronization Scheme for Multicore Cipher Chips-Reference-Cited by-同舟云学术

Multi-Service Oriented Stream Data Synchronization Scheme for Multicore Cipher Chips

Published:2019-01-01 Issue:1 Volume:E102.A Page:48-55
ISSN:0916-8508
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
language:en
Short-container-title:IEICE Trans. Fundamentals

Author:

LI Li¹²,LI Fenghua³⁴,SHI Guozhen²

Affiliation:

1. College of Communication Engineering, Xidian University

2. Department of Electronic and Communication Engineering, Beijing Electronic Science and Technology Institute

3. State Key Laboratory of Information Security, Institute of Information Engineering, Chinese Academy of Sciences

4. School of Cyber Security, University of Chinese Academy of Sciences

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing

Link

https://www.jstage.jst.go.jp/article/transfun/E102.A/1/E102.A_48/_pdf

Reference21 articles.

1. [1] F.-h. Li, L.-h. Yin, W. Wu, L.-j. Zhang, and G.-z. Shi, “Research status and development trends of security assurance for space-ground integration information network,” J. Communications, vol.37, no.11, pp156-168, 2016. 10.11959/j.issn.1000-436x.2016229

2. [2] L. LI, G. Shi, K. Geng, X.-z. Dong, X. Wang, and F.-h. Li, “Stochastic job stream scheduling method for cipher chip with multi-cryptography,” J. Communications, vol.37, no.12, pp.86-94, 2016. 10.11959/j.issn.1000-436x.2016275

3. [3] M. Herlihy, J. Eliot, and B. Moss, “Transactional memory: Architectural support for lock-free data structures,” Computer Architecture, 1993., Proc. 20th Annual International Symposium on, pp.289-300, 1993. 10.1109/isca.1993.698569

4. [4] Z. Yan, D. Feng, and Y. Tan, “A case study of the interplay between conflict management and version management in hardware transactional memory systems,” 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming, pp.334-339, Tianjin, 2011. 10.1109/paap.2011.50

5. [5] V. Krishnan and J. Torrellas, “A chip-multiprocessor architecture with speculative multithreading,” IEEE Trans. Comput., vol.48, no.9, pp.866-880, Sept. 1999. 10.1109/12.795218