1. [1] D. Brand, A. Drumm, S. Kundu, and P. Narain, “Incremental synthesis,” Proc. ICCAD-94, pp.14-18, Nov. 1994.
2. [2] Y.-M. Kuo, Y.-T. Chang, S.-C. Chang, and M.M. Sadowska, “Engineering change using spare cells with constant insertion,” IEEE Trans. Comput., vol.28, no.3, pp.456-460, 2009.
3. [3] Y.-R. Wu, S.-Y. Chen, K.-Y. Lee, and T.-C. Wang, “On using spare cells for functional changes with wirelength consideration,” Proc. 15th SASIMI 2009, pp.64-69, March 2009.
4. [4] H. Inoue, T. Iwasaki, T. Sugane, M. Numa, and K. Yamamoto, “Application of error diagnosis technique to incremental synthesis,” IEICE Trans. Fundamentals, vol.E86-A, no.12, pp.3214-3217, Dec. 2003.
5. [5] M. Tomita, T. Yamamoto, F. Sumikawa, and K. Hirano, “Rectification of multiple logic design errors in multiple output circuits,” Proc. 31st DAC, pp.212-217, 1994.