1. [1] A.H. Ajami, K. Banerjee, A. Mehrotra, and M. Pedram, “Analysis of IR-drop scaling with implications for deep submicron P/G network designs,” Proc. International Symposium on Quality Electronic Design, pp.35-40, 2003.
2. Clock skew verification in the presence of IR-drop in the power distribution network
3. A Fast Clock Scheduling for Peak Power Reduction in LSI
4. [4] W.-C.D. Lam, C.-K. Koh, and C.-W.A. Tsao, “Power supply noise suppression via clock skew scheduling,” Proc. International Symposium on Quality Electronic Design, pp.355-360, 2002.
5. [5] P. Vuillod, L. Benini, A. Bogliolo, and G. De Micheli, “Clock-skew optimization for peak current reduction,” Proc. International Symposium on Low Power Electronics and Design, pp.265-270, 1996.