Affiliation:
1. Dept. of Computer and Communication Engineering, National Kaohsiung First University of Science and Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference7 articles.
1. [1] M. Perrot, T. Tewksbury, and C. Sodini, “A 27mW CMOS fractional-N synthesizer using digital compensation for 2.5Mb/s GFSK modulation,” IEEE J. Solid-State Circuits, vol.32, no.2, pp.2048-2059, Dec. 1997.
2. A 1.76-GHz 22.6-mW ΔΣ fractional-n frequency synthesizer
3. A 700-kHz bandwidth /spl Sigma//spl Delta/ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications
4. A Quantization Noise Suppression Technique for$DeltaSigma$Fractional-$N$Frequency Synthesizers
5. [5] C.-Y. Yao and C.-C. Hsieh, “Hardware simplification to the delta path in a MASH 111 delta-sigma modulator,” IEEE Trans. Circuits Syst. II, Express Briefs, vol.56, no.4, pp.270-274, April 2009.