Affiliation:
1. State Key Lab. of ASIC & System, Microelectronic Department, Fudan University
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference10 articles.
1. [1] H. Fatemi, S. Nazarian, and M. Pedram, “Statistical logic cell delay analysis using a current-based model,” Proc. IEEE/ACM Design Automation Conference, pp.253-256, May 2006.
2. [2] I. Keller, K. Tseng, and N. Verghese, “A robust cell-level crosstalk delay change analysis,” Proc. IEEE/ACM International Conference on Computer Aided Design, pp.147-154, Nov. 2004.
3. [3] K. Okada, K. Yamaoka, and H. Onodera, “A statistical gate-delay model considering intra-gate variability,” Proc. IEEE/ACM International Conference on Computer Aided Design, pp.908-913, Nov. 2003.
4. [4] A. Agarwal, F. Dartu, and D. Blaauw, “Statistical gate delay model considering multiple input switching,” Proc. IEEE/ACM Design Automation Conference, pp.658-663, May 2004.
5. [5] J. Croix and D. Wong, “Blade and razor: Cell and interconnect delay analysis using current-based models,” Proc. IEEE/ACM Design Automation Conference, pp.386-389, May 2003.