Affiliation:
1. Tokyo Institute of Technology
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)
Subject
Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing
Reference12 articles.
1. [1] Y.-K. Ho and Y. Chang, “Multiple chip planning for chip-interposer codesign,” The 50th ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2013. 10.1145/2463209.2488767
2. [2] W. Liu, M.-S. Chang, and T. Wang, “Floorplanning and signal assignment for silicon interposer-based 3D ICs,” The 51st ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2014. 10.1145/2593069.2593142
3. [3] Y. Kohira, S. Suehiro, and A. Takahashi, “A fast longer path algorithm for routing grid with obstacles using biconnectivity based length upper bound,” IEICE Trans. Fundamentals, vol.E92-A, no.12, pp.2971-2978, Dec. 2009. 10.1587/transfun.e92.a.2971
4. [4] Y. Kohira and A. Takahashi, “CAFE router: A fast connectivity aware multiple nets routing algorithm for routing grid with obstacles,” IEICE Trans. Fundamentals, vol.E93-A, no.12, pp.2380-2388, Dec. 2010. 10.1587/transfun.e93.a.2380
5. [5] Y. Takashima, A. Takahashi, and Y. Kajitani, “Routability of FPGAs with extremal switch-block structures,” IEICE Trans. Fundamentals, vol.E81-A, no.5, pp.850-856, May 1998.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Set-Pair Routing Solver with Layer-by-Layer Formulation on ILP;2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA);2024-04-22
2. Two-layer Bottleneck Channel Track Assignment for Analog VLSI;IPSJ Transactions on System and LSI Design Methodology;2024