DC Operating Point Analysis of Transistor Circuits Using the Variable-Gain Homotopy Method-Reference-Cited by-同舟云学术

DC Operating Point Analysis of Transistor Circuits Using the Variable-Gain Homotopy Method

Published:2014 Issue:5 Volume:E97.A Page:1042-1050
ISSN:0916-8508
Container-title:IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
language:en
Short-container-title:IEICE Trans. Fundamentals

Author:

YAMAMURA Kiyotaka¹,MIYAMOTO Takuya¹

Affiliation:

1. Faculty of Science and Engineering, Chuo University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Applied Mathematics,Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Signal Processing

Link

https://www.jstage.jst.go.jp/article/transfun/E97.A/5/E97.A_1042/_pdf

Reference30 articles.

1. [1] K. Yamamura and K. Horiuchi, “A globally and quadratically convergent algorithm for solving nonlinear resistive networks,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.9, no.5, pp.487-499, May 1990.

2. [2] L. Trajkovic, R.C. Melville, and S.C. Fang, “Finding DC operating points of transistor circuits using homotopy methods,” Proc. IEEE Int. Symp. Circuits Syst., pp.758-761, Singapore, June 1991.

3. [3] R. Melville, S. Moinian, P. Feldmann, and L.T. Watson, “Sframe: An efficient system for detailed dc simulation of bipolar analog integrated circuits using continuation methods,” Analog Integrated Circuits and Signal Processing, vol.3, no.3, pp.163-180, May 1993.

4. [4] R.C. Melville, L. Trajkovic, S.C. Fang, and L.T. Watson, “Artificial parameter homotopy methods for the DC operating point problem,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.12, no.6, pp.861-877, June 1993.

5. [5] K. Yamamura, “Simple algorithms for tracing solution curves,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol.40, no.8, pp.537-541, Aug. 1993.