1. [1] L.-T. Wang, C.-W. Wu, and X. Wen, “Design for testability,” in VLSI Test Principles and Architectures, pp.37-103, Morgan Kaufmann, 2006. 10.1016/b978-012370597-6/50006-8
2. [2] D. Gizopoulos ed., Advances in Electronic Testing: Challenges and Methodologies, Springer, 2007.
3. [3] S.C. Ma, P. Franco, and E.J. McCluskey, “An experimental chip to evaluate test techniques experiment results,” International Test Conference, pp.663-672, 1995. 10.1109/test.1995.529895
4. [4] B. Benware, C. Schuermyer, N. Tamarapalli, K.-H. Tsai, S. Ranganathan, R. Madge, and P. Krishnamurthy, “Impact of multiple-detect test patterns on product quality,” International Test Conference, pp.1031-1040, 2003. 10.1109/test.2003.1271091
5. [5] K.Y. Cho, S. Mitra, and E.J. McCluskey, “Gate exhaustive testing,” International Test Conference, Paper 31.3, 2005. 10.1109/test.2005.1584040