1. (1) T. Yoshida, “Fujitsu high performance CPU for the post-K computer,” Hot Chips vol. 30, 2018.
2. (2) TOP500 project, “TOP500 the list,” https://www.top500.org/, 2020.
3. (3) Farzan Fallah, Pranav Ashar, Srinivas Devadas., “Simulation vector generation from HDL descriptions for observability-enhanced statement coverage,” Proc. 1999 Design Automation Conf., 1999.
4. (4) Laurent Arditi, Gael Clave., “A semi-formal methodology for the functional validation of an industrial DSP system,” 2000 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 205-208, 2000.
5. (5) Erik Seligman, Tom Schubert, M V Achutha Kiran Kumar., Formal Verification : An Essential Toolkit for Modern VLSI Design, Morgan Kaufmann, July, 2015.