Features of Error Detection by Berger Codes in Built-in Control Schemes Embodied by Boolean Complement Method-Reference-Cited by-同舟云学术

Features of Error Detection by Berger Codes in Built-in Control Schemes Embodied by Boolean Complement Method

Published:2022-09-13 Issue:3 Volume:8 Page:324-335
ISSN:2412-9186
Container-title:Transport automation research
language:en
Short-container-title:

Author:

Efanov Dmitriy¹²³,Osadchiy German⁴,Zueva Marina⁵

Affiliation:

1. Russian University of Transport (MIIT)

2. «Scientific Research and Design Institute «Transport and Construction Safety» LLC

3. Transport Higher School, Mechanical Engineering, Material and Transport Institute

4. Scientific-Technical Center “Integrated Monitoring Systems” Ltd

5. «IBS St. Petersburg» Ltd

Abstract

Features for error detection by Berger codes in digits of both, informational or control vectors, that’s vital at their usage for built-in control scheme synthesis by Boolean complement method, are analyzed. Meanwhile, an accent was made on the analysis of probabilistic characteristics of error detection in Berger code words and on the experimental investigations of possibilities of error identification versus these errors’ kinds and multiplicities. The assessment of indicator for error non-detection in Berger code words talks about that even in the case when distortion absence probability in a one digit is of less than p = 0.9, error detection Pm common value in the circuits, synthesized with Boolean complement method, of built-in control on Berger code basis exceeds indicator of 0.98. But as for real devices, the given value of distortion absence in a one digit is much higher. The experimental results also show that errors in control devices are revealed in built-in control schemes, which’re organized by Boolean complement method, rather well: for all the circuits, non-detected error share on devices’ outputs constitutes less than 7% and, approximately for their half, – less than 2%. This also talks about high efficiency of Berger code application at built-in control scheme synthesis with Boolean complement method.

Publisher

Petersburg State Transport University

Subject

General Medicine

Reference28 articles.

1. Saposhnikov Vl. V. Self-Dual Parity Checking — a New Method for on Line Testing / Vl. V. Saposhnikov, A. Dmitriev, M. Goessel, V. V. Saposhnikov // Proceedings of 14th IEEE VLSI Test Symposium. — USA, Princeton, 1996. — Pp. 162–168., Saposhnikov Vl. V. Self-Dual Parity Checking — a New Method for on Line Testing / Vl. V. Saposhnikov, A. Dmitriev, M. Goessel, V. V. Saposhnikov // Proceedings of 14th IEEE VLSI Test Symposium. — USA, Princeton, 1996. — Pp. 162–168.

2. Аксенова Г. П. Метод синтеза схем встроенного контроля для автоматов с памятью / Г. П. Аксенова // Автоматика и телемеханика. — 1973. — № 2. — С. 109–116., Aksenova G. P. Metod sinteza shem vstroennogo kontrolya dlya avtomatov s pamyat'yu / G. P. Aksenova // Avtomatika i telemehanika. — 1973. — № 2. — S. 109–116.

3. Гессель М. Логическое дополнение — новый метод контроля комбинационных схем / М. Гессель, А. В. Морозов, В. В. Сапожников, Вл. В. Сапожников // Автоматика и телемеханика. — 2003. — № 1. — С. 167–176., Gessel' M. Logicheskoe dopolnenie — novyy metod kontrolya kombinacionnyh shem / M. Gessel', A. V. Morozov, V. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. — 2003. — № 1. — S. 167–176.

4. Гессель М. Контроль комбинационных схем методом логического дополнения / М. Гессель, А. В. Морозов, В. В. Сапожников, Вл. В. Сапожников // Автоматика и телемеханика. — 2005. — № 8. — С. 161–172., Gessel' M. Kontrol' kombinacionnyh shem metodom logicheskogo dopolneniya / M. Gessel', A. V. Morozov, V. V. Sapozhnikov, Vl. V. Sapozhnikov // Avtomatika i telemehanika. — 2005. — № 8. — S. 161–172.

5. Sen S. K. A Self-Checking Circuit for Concurrent Checking by 1-out-of-4 code with Design Optimization using Constraint Don’t Cares / S. K. Sen // National Conference on Emerging trends and advances in Electrical Engineering and Renewable Energy (NCEEERE 2010), Sikkim Manipal Institute of Technology, Sikkim, held during 22–24 December, 2010., Sen S. K. A Self-Checking Circuit for Concurrent Checking by 1-out-of-4 code with Design Optimization using Constraint Don’t Cares / S. K. Sen // National Conference on Emerging trends and advances in Electrical Engineering and Renewable Energy (NCEEERE 2010), Sikkim Manipal Institute of Technology, Sikkim, held during 22–24 December, 2010.