BlackBox Model Based VLSI Hierarchical Floorplanning
-
Published:2019-08-30
Issue:6
Volume:8
Page:2604-2607
-
ISSN:2249-8958
-
Container-title:International Journal of Engineering and Advanced Technology
-
language:
-
Short-container-title:IJEAT
Author:
Kallam* Rajasekhara Reddy, ,Gundala Srinivasulu,
Abstract
Nowadays in VLSI number of transistors integrated on a single silicon chip is increasing day by day and the complexity of the design is increases tremendously. This makes very difficult for the designer and EDA tools. As number of instances increases the run time and memory for implementing the design increases. This will make more pressure on the designer because if product is not completed within the time to market company will lost so much of money. Floorplanning is the basic building step for any hierarchical physical design flow. Floorplanning is taking more amount of time in entire design hierarchical flow. If floorplanning is not good the entire design will take more time and it will increase a greater number of iterations to complete the design. In the top-level chip planning the quality of the floorplanning depends on the proper alignment of blocks and easy to meet the timing and congestion. To reduce memory size of CPU and run time, in this project we are using a method of Backbox model based top level hierarchical floorplanning based physical design. The main aim of this project is to reduce the number of instances which are not necessary in the top level chip floor planning which reduces peak memory for the design and also reducing CPU run time for getting proper prototype design in the top level ASIC design and estimate the congestion in the design at initial stage and modify floor planning to obtain quality of prototype model in the floorplanning. This project is designed on cadence encounter tool.
Publisher
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Subject
Computer Science Applications,General Engineering,Environmental Engineering
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Development of Vehicle Safety Control for the anticipation of Accidents using Intelligence process;2022 3rd International Conference on Electronics and Sustainable Communication Systems (ICESC);2022-08-17
2. Femto power-delay(FPD)super threshold level shifter for network on chip (NoC);International Journal of Electronics Letters;2022-04-27
3. Development of Smart Water System for House-Hold and Industrial Applications;2022 8th International Conference on Advanced Computing and Communication Systems (ICACCS);2022-03-25