Reduction of Test Time using Multiple Test Control Point Insertion for 7nm Technology Node
-
Published:2020-03-10
Issue:5
Volume:9
Page:1957-1960
-
ISSN:2278-3075
-
Container-title:International Journal of Innovative Technology and Exploring Engineering
-
language:en
-
Short-container-title:IJITEE
Abstract
Test time reduction is a prominent challenge in scan based Design For Testability (DFT) architectures for cost effective test. Reliability and testability both are main objectives for DFT in today’s VLSI design. In this paper, we have proposed multiple standard test control point insertion technique for 7nm technology node. The design was tested on 7828 sequential cells. We have compared results of following three Design Rule Check (DRC) (1) Scan DRC (2) Clock Scan DRC (3) Multiple standard test control point insertion DRC. We have used software tool Synopsys TetraMAX ATPG, Synopsys DFTMAX and Synopsys DFT compiler to verify the design. It has been observed that multiple standard test control point insertion DRC takes minimum time to check design of 7828 sequential cells.
Publisher
Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP
Subject
Electrical and Electronic Engineering,Mechanics of Materials,Civil and Structural Engineering,General Computer Science
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Fake News Detection using Machine Learning;International Journal of Advanced Research in Science, Communication and Technology;2023-04-12