1. 1. Sogomonyan, E.S. and Slabakov, E.V. (1989), Samoproveryaemye ustroystva i otkazoustoychivye sistemy [Self-checking devices and failover systems], Radio i svyaz, Moscow, Russia.
2. 2. Nicolaidis, M. and Zorian, Y. (1998), On-line testing for VLSI – a compendium of approaches, Journal of electronic testing: theory and applications, no. 12, pp. 7-20.
3. 3. Mitra, S. and McCluskey, E.J. (2000), Which concurrent error detection scheme to choose?", Proceedings of International Test Conference 2000, USA, Atlantic City, NJ, October 03-05, 2000, pp. 985-994.
4. 4. Sapozhnikov, V.V. et al. (2002), "Organization of functional checking of combinational circuits by the logic complement method", Elektronnoe modelirovanie, Vol. 24, no. 6, pp. 52- 66.
5. 5. Goessel, M., Morozov, A.V., Sapozhnikov, V.V. and Sapozhnikov, Vl.V. (2003), "Logic complement, a new method of checking the combinational circuits", Avtomatika i telemekhanika, no. 1, pp. 167-176.