1. Sternberg, P. (2008), "Accelerating Configuration Interaction Calculations for Nuclear Structure", Proceedings of the ACM/IEEE Conference on Supercomputing, Austin, TX, USA, рр. 1-12.
2. Construction of do loops from systems of affine constraints;Collard;Parallel Processing Letters Vol,1995
3. Chemeris, A., Gorunova, J. and Lazorenko, D. (2012), "Loop Nests Parallelization for Digital System Synthesis", Proceedings of IEEE East-West Design & Test Symposium (EWDTS'2012), Kharkov, Ukraine, September 14-17, 2012, рр. 118-121.
4. Bielecki, W. and Hyduke, S. (1999), "Kompilator jezyka VHDL do syntezy ukladow logicznych", Reprogramowalne uklady cyfrowe (RUC'99), Szczecin, рр. 183-190.
5. Lim, A.W. and Lam, M.S. (1995), "Communication-free parallelization via affine transformations", Languages and Compilers for Parallel Computing: 7th International Workshop Ithaca, Berlin, Springer Berlin Heidelberg, рр. 92-106.