Synthesis multilevel structure with multiple output-Reference-Cited by-同舟云学术

Synthesis multilevel structure with multiple output

Published:2016-06 Issue:2-3 Volume: Page:048-062
ISSN:1727-4907
Container-title:PROBLEMS IN PROGRAMMING
language:
Short-container-title:PP

Author:

Opanasenko V.M.^ORCID, ,Kryvyi S.L.^ORCID,

Abstract

The method for solution of adaptation problem of the logical network with many outputs for the restoration of the input set of binary vectors when given only the lower values of this set and the values of the outputs is considered. The algorithm synthesis of the logical network is based on the description of its polynomial Zhegalkin.

Publisher

National Academy of Sciences of Ukraine (Co. LTD Ukrinformnauka)

Reference7 articles.

1. 1. Palagin A.V., Opanasenko V.N. Reconfigurable computing technology // Journal Cybernetics and Systems Analysis. - 2007. - 43 (5). - P. 675-686.

2. 2. Opanasenko V.N., Kryvyi S.L. Partitioning the full range of boolean functions based on the threshold and threshold relation // Cybernetics and Systems Analysis. Springer New York. - 2012. - Vol. 48, N.3. - P. 459-468.

3. 3. Opanasenko V.N., Kryvyi S.L. Synthesis of Adaptive Logical Networks on the Basis of Zhegalkin Polynomials // Cybernetics and Systems Analysis. Springer New York. - November 2015. - Vol. 51, 6. - P. 969-977.

4. 4. Palagin A., Opanasenko V., Kryvyi S. The structure of FPGA-based cyclic-code converters // Journal Optical Memory & Neural Networks (Information Optics). - 2013. - 22 (4). - P. 207-216.

5. 5. Palagin A.V., Opanasenko V.N. Design and application of the PLD-based reconfigurable devices // In: Design of Digital Systems and Devices, Springer, Verlag, Berlin, Heidelberg. - 2011. - Vol. 79. - P. 59-91.