Abstract
Abstract
The scaling of conventional solder-based flip chip bonding is facing its limitations due to thermal compression bonding overlay tolerance when using conventional bumping. To decrease the tolerance, planarization can be used to fabricate two flat surfaces for bonding. However, planarization of these soft and ductile surfaces is challenging by polishing. Here, we assess the creep-feed fly-cutting process, the so-called surface planer process for planarization of fine-pitch Sn bumps and polymer simultaneously. It is revealed that the polishing process causes a lot of scratches on the Sn and polymer surface; however, these surfaces are smooth for the case of the surface planer process. The planarized Sn and polymer surface has only a 50 nm step height which does not have any impact during thermal compression bonding. Using a planarized Sn and polymer surface, stacking of below 10 μm pitch has been achieved.
Subject
General Physics and Astronomy,Physics and Astronomy (miscellaneous),General Engineering
Reference23 articles.
1. The 3D interconnect technology landscape;Beyne;IEEE Des. Test,2016
2. 3D IC assembly using thermal compression bonding and wafer-level underfill – Strategies for quality improvement and throughput enhancement;Wang,2017
3. Process development to enable 3D IC multi-tier die bond for 20 μm pitch and beyond;Hu,2014
4. Wafer-level packages using B-stage nonconductive films for Cu pillar/Sn-Ag microbump interconnection;Lee;IEEE Trans. Components, Packag. Manuf. Technol.,2015
5. Failure mechanism for fine pitch microbump in Cu/Sn/Cu system during current stressing;Hsiao;IEEE Trans. Components, Packag. Manuf. Technol.,2015
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献