A Scalable Correlator Architecture Based on Modular FPGA Hardware, Reuseable Gateware, and Data Packetization-Reference-Cited by-同舟云学术

A Scalable Correlator Architecture Based on Modular FPGA Hardware, Reuseable Gateware, and Data Packetization

Published:2008-11 Issue:873 Volume:120 Page:1207-1221
ISSN:0004-6280
Container-title:Publications of the Astronomical Society of the Pacific
language:en
Short-container-title:PUBL ASTRON SOC PAC

Author:

Parsons Aaron,Backer Donald,Siemion Andrew,Chen Henry,Werthimer Dan,Droz Pierre,Filiba Terry,Manley Jason,McMahon Peter,Parsa Arash,MacMahon David,Wright Melvyn

Publisher

IOP Publishing

Subject

Space and Planetary Science,Astronomy and Astrophysics

Reference25 articles.

1. BEE2 A High-End Reconfigurable Computing System

2. D. M. Chapiro, 1984 , Ph.D. thesis, Stanford Univ.

3. R. Crochiere, and L. R. Rabiner, 1983 ,Multirate Digital Signal Processing (Englewood Cliffs, N.J.:Prentice-Hall, Inc.),336

Cited by 56 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and implementation of a scalable correlator based on ROACH2 + GPU cluster for tianlai 96-dual-polarization antenna array;Frontiers in Astronomy and Space Sciences;2024-07-30

2. Hydrogen Epoch of Reionization Array (HERA) Phase II Deployment and Commissioning;Publications of the Astronomical Society of the Pacific;2024-04-01

3. The Sun Radio Interferometer Space Experiment (SunRISE);2024 IEEE Aerospace Conference;2024-03-02

4. Wideband Array Signal Processing with Real-Time Adaptive Interference Mitigation;Sensors;2023-07-21

5. QTT Ultra-wideband Signal Acquisition and Baseband Data Recording System Design Based on the RFSoC Platform;Publications of the Astronomical Society of the Pacific;2023-07-01