1. Adriahantenaina, A., Charlery, H., Greiner, A., Mortiez, L., and Zeferino, C. A. 2003. SPIN: A scalable, packet switched, on-chip micro-network. Proceedings of the IEEE Conference on Design, Automation and Test in Europe, pp.70-73, Munich, Germany.
2. Networks on chips: a new SoC paradigm
3. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip
4. A survey of research and practices of Network-on-chip
5. Bjerregaard, T. and Sparsoe, J. 2005. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. Proceedings of the Design, Automation and Test in Europe Conference, pp.1226-1231, Munich, Germany.